

Review of: "Pulse Amplitude Measurement Using Low Sampling ADC and Interpolation Technique"

Vladimir D. Orlic

Potential competing interests: No potential competing interests to declare.

While the idea of using signal processing to handle hardware limitations is always nice, this paper really requires improvement in several aspects:

- 1. Better explanation of the main idea/motivation for research. If the authors suggest that instead of using one "expensive" ADC circuit, it's better to use a (more expensive) FPGA chip... This really needs to be explained properly.
- 2. The considered 12-bit ADC doesn't seem to be "too modest" for measurements in the first place. Why wasn't some smaller number of bits in conversion considered? And then compared with some bigger values? What about the achieved precision after the FPGA was involved does it correspond with the additional 2 bits in conversion, or maybe more... maybe less? This would be of interest to know. Still, the main problem stands please see my point no. 1.
- 3. All presented results seem to be as expected: known interpolation methods, with various improvements in precision after interpolation, along with various cell utilizations when implemented within the FPGA. What would be the main conclusion/contribution from the point of view of the authors? Of course, if the question under point no. 1 is resolved in the first place?
- 4. English should be revised carefully. Also, technical preparation should be improved (equations aligned, which is always visible... but also where is the "floor function" in eq. (1) exactly?).

Qeios ID: 36BD78 · https://doi.org/10.32388/36BD78