

Research Article

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent

Chen-Chia Chang¹, Chia-Tung Ho², Yaguang Li³, Yiran Chen¹, Haoxing Ren²

1. Duke University, United States; 2. NVIDIA Research, USA; 3. Nvidia (United States), Santa Clara, United States

In the advanced technology nodes, the integrated design rule checker (DRC) is often utilized in place and route tools for fast optimization loops for power-performance-area. Implementing integrated DRC checkers to meet the standard of commercial DRC tools demands extensive human expertise to interpret foundry specifications, analyze layouts, and debug code iteratively. However, this labor-intensive process, requiring to be repeated by every update of technology nodes, prolongs the turnaround time of designing circuits.

In this paper, we present DRC-Coder, a multi-agent framework with vision capabilities for automated DRC code generation. By incorporating vision language models and large language models (LLM), DRC-Coder can effectively process textual, visual, and layout information to perform rule interpretation and coding by two specialized LLMs. We also design an auto-evaluation function for LLMs to enable DRC code debugging. Experimental results show that targeting on a sub-3nm technology node for a state-of-the-art standard cell layout tool, DRC-Coder achieves perfect F1 score 1.000 in generating DRC codes for meeting the standard of a commercial DRC tool, highly outperforming standard prompting techniques (F1=0.631). DRC-Coder can generate code for each design rule within four minutes on average, which significantly accelerates technology advancement and reduces engineering costs.

1. Introduction

In the era of advanced technology nodes, design rule checking (DRC) is a critical yet complex step in physical design due to the increasing number of design rules, more complex inter-layer design rules, and strict patterning rules. Place and route (P&R) tools often require an integrated DRC checker to

ensure manufacturability and enable faster optimization loops for power-performance-area (PPA) than running commercial DRC tools every iteration. Implementing an integrated DRC checker typically takes experienced engineers several weeks, involving numerous iterations of debugging to extract DRC rules from foundry documents and ensure the integrated checker meets the standards of commercial DRC tools, as shown in Figure 1. Furthermore, this process need to be repeated for each new technology development, which significantly cause the long turnaround time of designing circuits. Thus, an efficient and intelligent methodology for DRC checker code generation is essential to improve the consistency between the integrated DRC checker and the commercial DRC tool and reduce the development time for new technologies.

Nowadays, large language models (LLMs)^{[1][2][3][4][5]} have demonstrated remarkable reasoning and code generation capabilities. In addition, vision language models (VLMs)^{[6][7][5]} have been able to effectively perform multi-modal reasoning. Moreover, LLMs have shown great potential in solving complex tasks through LLM autonomous agent (LLM-agent)^{[8][9][10][11]}. For example, LLM-agent can stabilize the LLM coding process^[12] through auto-debugging. In LLM-agent, LLMs can decompose the task, generate intermediate instructions, and provide feedback. In addition, LLMs can interact with external environment like calling utility functions to solve problems. As a result, incorporating LLM-agent with VLMs and LLMs serves as a good candidate for DRC interpretation and code generation to enable auto-reasoning and auto-debugging.

In this work, we propose DRC-Coder, a multi-agent framework equipped with vision capability for automated DRC code generation. This approach can absorb information from multiple modalities, including textual descriptions, visual illustrations, and layout representations, for comprehensive design rule interpretation. Our multi-agent framework breaks down the process into two hierarchical sub-tasks including interpretation and coding, mimicking the human DRC coding process shown in Figure 1. By assigning two LLMs with different roles to handle each sub-task, we enhance the LLM reasoning ability and reduce the potential hallucination of LLMs in solving complex DRC coding with one agent. Additionally, by integrating our proposed domain-specific utility functions, DRC-Coder can perform auto-evaluation by executing the generated code on a layout dataset to get a performance report for auto-debugging, ensuring the effectiveness of the generated code.

To the best of our knowledge, we are the first work on the automated DRC code generation problem in EDA. This work differs from a related work^[13], which only focuses on extracting key design rule components rather than generating completed codes without any human intervention. To

demonstrate the concept, DRC-Coder targets on the DRC checker for standard cell layout automation^{[14][15][16][17][18]} using a sub-3nm technology node. This checker operates on a grid-based layout format, which represents layout metals as grid coordinates, e.g., (8, 0, Mo, N5), (5, 4, Mo, N9) in Figure 1. This is because routers typically perform on-track routing in the grid-based fashion.

The contribution can be summarized as follows:

- We present DRC-Coder, the first automated DRC checker code generation system to accelerate technology migration process and reduce engineering efforts.
- We develop a novel multi-agent framework with vision capability, which effectively interprets multi-modal information of design rules and layouts and enables automated debugging and feedback mechanisms.
- We decompose DRC code generation into two hierarchical tasks, interpretation and coding, and allocate them to two specialized agents to improve LLM reasoning and reliability.
- We propose three domain-specific utility functions for LLM-agent, including visual analysis for design rule and layout and automated code evaluation.
- Evaluation using sub-3nm technology node show that our DRC-Coder successfully generates correct codes (F1=1.000) for all design rules considered in NVCell^[17], while standard prompting produces unsatisfactory results (F1=0.631). Additionally, DRC-Coder efficiently generates code per rule within four minutes on average.

DRC-Coder has potential to be extended to other DRC-related problems including DRC document explanation, test pattern generation, and design rule optimization. In addition, we hope this work can pave the way to new research directions for automating complex engineering tasks in the semiconductor industry.




Figure 1. DRC checker development process. The flow begins with the interpretation of foundry-provided description and a layout with its DRVs extracted from a commercial DRC tool report. Then, the flow comes to coding, alignment checking, and debugging. The proposed LLM-agent system automates this process, significantly reducing the development time compared to manual coding.

2. Preliminaries

In this section, we first study the related works for LLM-agent frameworks. Then, we introduce VLMs and its potential on explaining design rule images and layouts. Finally, we introduce the grid-based DRC checker used in the standard cell layout tool.

2.1. LLM-Agent Framework

LLM autonomous agents (LLM-agents)^{[8][9][10][11]} have emerged as powerful tools that enable LLM to make plans and execute external functions based on their reasoning processes. LLM-agents have demonstrated their effectiveness in various domains. In online shopping scenarios^[19], LLM can base on user instruction to search, choose the product on the website, and reason when to buy the product to satisfy user requirements. In programming tasks^[20], LLM-agents can generate code, compile and execute it, and iteratively debug based on compiler and execution feedback. This ability to reason, act, and learn from feedback illustrates the enhanced problem-solving capabilities of LLM-agents. In chip designs, LLM-agents are also applied for tasks like Verilog and layout clustering generation^{[21][22]}, demonstrating their potential in specialized domains and hardware-related problems.

However, existing frameworks only processes pure text representations, which are not effective for interpreting circuit layouts and design rules. Therefore, having visual understanding capabilities in LLM-agent frameworks is essential. In addition, we should provide a domain-specific DRC code evaluation function to give meaningful feedback on the code performance in detecting DRVs. This could help LLM to effectively avoid false positives and negatives of DRVs produced by the generated code.

2.2. DRC Interpretation Challenges & VLMs

Foundries specify each design rule through concise text description and visual illustration that often imply complex spatial conditions. For example, the description of rule M0.S.1 in Figure 1 has an image, presenting multiple spacing scenarios S1A1, S1A2 for rules M0.S.1 & M0.S.2, and a text with abbreviated term PRL. It needs interpretation to know that the actual condition is: the horizontal space between metals in the M0 layer must be > 1 when the parallel run length (PRL) ≥ -1 , where PRL can be viewed as a vertical space.

Circuit designers must also analyze commercial DRC tool reports on layouts to uncover implicit conditions not explicitly stated in the foundry description. Figure 1 reveals that the commercial tool further checks for a boundary condition: the space between the x-boundary and metals must be > 1 . The above example indicates the challenges of accurately analyzing foundry descriptions and commercial tool reports in DRC code generation.

VLM [6] can process images and text to answer the user's query based on the image. For example, it can give image explanation or distinguish the difference between images. Thus, VLM has the potential to help LLM-Agent to explain design rule images and layouts. Here, we use two state-of-the-art VLMs, including Phi-3 [7] and GPT-4o [5], to perform image explanation on a design rule and a layout. The result is shown in Figure 2. GPT-4o can generate meaningful responses. On the other hands, Phi-3 produces unsatisfied responses, where the space is not between M0 and S1A1, and the DRVs is not in (6, 4) and (6, 2). Based on this experiment, we observe that the VLM, especially GPT-4o, can help in explaining complex design rules and layouts. Thus, we integrate this VLM with LLM-agents to process textual, visual, and layout information, enabling effective rule interpretation for DRC code generation.

2.3. Grid-based DRC Checker

In our evaluation, we use NVCell^[17] as our target standard cell layout tool. NVCell employs a grid-based DRC checker to rapidly obtain layout performance. For example, it can complete DRC for a cell with 22 devices in 0.05 seconds, while the commercial DRC tool takes 215 seconds. In this paper, our goal is to generate a new grid-based DRC checker for a sub-3nm technology node. Figure 3 demonstrates an example of the grid-based DRC code for design rule M0.S.1 (Figure 2(a)). The core of the checker is the drc function, which takes three parameters:

- layout: A list of tuples. Each tuple $(x, y, \text{layer}, \text{net})$ denotes the grid coordinate (x, y) , metal layer, and net name of a layout component. Note that we use the same coordinate system for all layers, as x and y are horizontal and vertical coordinates, respectively.
- max_x and max_y: The maximum grid coordinates of the layout in x and y directions.

This drc function implements two checks:

1. Boundary check: Identifies components at or beyond the layout edges $(x \leq 1 \text{ or } x \geq \text{max_x} - 1)$.
2. Spacing check: Detects violations between pairs of components based on their relative positions.

The function returns a list of DRVs, where each DRV is a tuple that indicates the violating components. In the example, the output is $[(2, 0, M0), (3, 2, M0)]$, which indicates a spacing violation between two components (2, 0, M0) and (3, 2, M0).




Figure 2. Comparison of the response of two VLMs, GPT-4o and Phi-3, for (a) the design rule and (b) the layout. In layout image, yellow polygons are the metals in the M0 layer, black polygons are the DRV region marked by the commercial DRC tool, and black crosses are the corresponding DRV locations in grid-based coordinates.




Figure 3. A grid-based DRC code for design rule M0.S.1.

3. Data Preparation

To evaluate the generated DRC code, we create a dataset composing of standard cell layouts and their DRC reports. The dataset preparation process has two steps: layout generation and DRC report preprocessing.

3.1. Layout Generation

We produce 207 different standard cell layouts using NVCell by mutating the routing behaviors without DRC fixing. This approach ensures a wide range of DRV scenarios for evaluation. These layouts are represented in a grid format used in the grid-based DRC checker stated in Section 2.3.

3.2. DRC Report Preprocessing

The preprocessing stage converts physical coordinate-based DRC reports from the commercial tool into a grid-based representation that aligns with the output format of our grid-based DRC checker. The preprocessing involves the following steps:

1. Produce the DRC reports of layouts by running the commercial DRC tool. These reports use polygons to mark DRV locations in physical coordinates.
2. Identify the layout components that intersect with the DRV polygons reported by the commercial DRC tool.

Finally, we view the grid-based coordinates of these layout components as the ground-truth of DRVs in our evaluation process. This grid-based DRV report can precisely capture layout components involved in each DRV. Figure 4 illustrates this conversion process, demonstrating how polygon-based DRVs from the commercial tool reports are transformed into our grid-based representations. For the DRV interpretation in DRC-Coder, we also construct the grid-based visualization of each layout along with its DRVs, as shown in the examples in Figure 1, 2(b), and 4.




Figure 4. Conversion from DRVs in the commercial DRC tool report to grid-based DRVs. DRV locations in the commercial tool report are marked by black polygons, each defined by four points with x and y coordinates. Our grid-based approach identifies the layout components intersecting these polygons and represents DRVs using the grid coordinates of these components.

4. DRC-Coder

Our approach, DRC-Coder, generates DRC code on a rule-by-rule basis. To make DRC-Coder more applicable when facing new technology node, our code generation is under a zero-shot setting, i.e., no example codes are provided during generation. The overall flow of DRC-Coder is illustrated in Figure 5. The core of this system consists of two LLM agents operating in a group chat manner: (1) Planner: Responsible for interpreting design rule conditions in grid domain. (2) Programmer: Translate the design rule condition into the executable code. These agents are powered by the general LLMs (GPT-4o^[51]) but are assigned with different roles for the DRC coding process. This multi-agent approach decomposes the DRC process into planning and coding phases, allowing each agent to focus on its specialized task to enhance overall system performance.

To process image inputs and evaluate DRC code, DRC-Coder sets three specialized tool functions for agents to use: (1) Foundry Rule Analysis, (2) Layout DRV Analysis, and (3) DRC Code Evaluation. These tools provides the agents the specialized image analysis and evaluation capabilities throughout the code generation process.

The workflow begins with an input design rule, which goes through Prompting stage to produce an initial prompt to Planner. Then, Planner and Programmer work together to generate the DRC checker

code with the help of tool functions. Finally, the code generation undergoes an iterative auto-debugging process until the DRC reports are aligned with ground truth DRVs of the commercial DRC tool. The example of the workflow is shown in Figure 11. In the following, we detail all components in DRC-Coder.




Figure 5. Overview of DRC-Coder. Planner first interprets the input design rule by executing analysis tool functions. Programmer receives the rule condition to generate code. Finally, DRC code evaluation is executed to provide code performance feedback. Planner receives the feedback to perform re-reasoning, and Programmer performs debugging until generating the correct code.

4.1. Prompting

Given the input design rule, this stage constructs a structured initial prompt, as illustrated in Figure 6, to the Planner. The components of this prompt is split into the fix part and the design rule (DR) dependent part. The fix part contains: (1) A task definition for developing a Python function to identify DRVs in layout data. (2) The requirements that formally states the input and output format of the function. (3) A step-by-step guide that decomposes coding problem into subtasks for the Planner and Programmer.

The DR dependent part has: (1) The target design rule description from foundry document. (2) Layout examples with metal information and corresponding DRV locations to provide concrete cases for analysis. Note that we randomly select two layout examples that has the target DRVs from our dataset to construct the prompt. Additionally, the DR dependent part is dynamically adjusted based on the target design rule.

Task: Develop a Python function for DRC that identifies DRV's in layout data.

Requirements:

1. Function Definition: `drc(layout, max_x, max_y)`:
 - Input: A list of tuples `layout` and two integers `max_x` and `max_y`
 - Output: A list of tuples, each tuple representing a DRV.
2. DRV Detection: Happen due to interactions between metals or segments and cell boundary
3. Output Alignment: Ensure the output aligns with golden DRV locations converted from the commercial DRC tool

Steps:

1. Analyze the provided layout examples and golden DRV locations
2. Infer the design rule logic based on the examples
3. Implement and evaluate `drc()` function

Target Design Rule Description: [DR Dependent Input]

Rule name: M0.S.1

Description: Space of M0, $[PRL > -1]$, $S1A1 > 1$ in grid coordinates.

Layout Examples: [DR Dependent Input]

[Example 1] Design_name: IOA1

[Layout]

(6, 4, M0, N1), (3, 2, M0, B2), (6, 2, M0, B2), (2, 0, M0, ZN). (6, 0, M0, ZN), (9, 4, M0, N2)

[DRV Locations]

((2, 0, M0), (3, 2, M0))

[Example 2] Design_name: AN2

...

Figure 6. Initial prompt to DRC-Coder. The part of design rule (DR) dependent inputs is dynamically changed according to different target design rules.

4.2. Planner

Planner is an LLM agent focusing on interpreting foundry-provided design rule descriptions and layouts to generate corresponding design rule conditions in the grid domain. These foundry-provided descriptions are often concise and multi-modal, combining text and images, which makes them challenging to use directly for coding purposes. To help Planner interpret the image information, we design two utility functions for the Planner to employ: Foundry Rule Analysis and Layout DRV Analysis. In each round of interpretation, Planner can control whether to call each of functions to get more information. If calling functions, Planner receives the response of tool functions to automatically transform all information into grid-based design rule conditions. In the example shown


in Figure 11, design rule conditions generated by Planner contain the analysis of DRVs and the plans to write the code, including boundary and spacing checks.

Foundry Rule Analysis. This function processes a specific question from Planner regarding DRVs. Then, a VLM is called to interpret design rule descriptions (combining text and images) in the foundry document and provides an answer to the input question. As shown in Figure 7, the function analyzes the provided image, identifying target spacing directions and generating a detailed response for DRC conditions for each spacing requirement. This automated interpretation helps Planner to understand complex design rules presented in multi-modal formats, facilitating the translation of foundry specifications into precise and grid-based conditions that can be used for DRC code generation.

Layout DRV Analysis. This function takes two inputs: a question from Planner regarding design rules and layout, and a list of cell names indicating the layouts to be examined. It then utilizes a VLM (GPT-4o) to interpret the specified layout images. The VLM identifies key elements such as metal regions and DRV locations within the provided grid coordinates. As demonstrated in Figure 8, the function generates a comprehensive response that addresses Planner's query, detailing the reasons for detected DRVs, including specific coordinates and descriptions of issues like spacing problems or boundary violations. This automated and context analysis enhances Planner's ability to generate more accurate grid-based design rule conditions.

Input:

- Question from Planner: Explain design rule M0.S.1 in detail

Prompt to VLM:**Image:****Text:** You are an image-agent to help deriving DRC code.Design rule description: Space of M0, $[PRL > -1]$, $S1A1 > 1$

DRV could be the interaction between metals or between cell boundary.

You can summarize the design rule between polygons in the image.

Question of Planner: Explain the design rule M0.S.1 in detail.**Output:**

Identified Spacings in the Figure:

- S1A1: horizontal, PRL: vertical direction

DRC Conditions for Each Spacing

- Horizontal Direction Spacing S1A1:

Check the spacing between M0 blocks where spacing is denoted by S1A1. Ensure spacing is greater than 1 grid unit.


- Vertical Parallel Run Length (PRL):

Check parallel run lengths indicated by purple arrows. Ensure these metrics are greater than 0 grid units.

Figure 7. The usage and example response of Foundry Rule Analysis. This function uses a VLM to interpret design rule descriptions, including text and image inputs, to produce a detailed analysis of the design rule.

Input:

- Question from Planner: Get the reason of DRVs
- List of cell names: [IOA1, AN2]

Prompt to VLM:**Image:**

Text: You are an image-agent to help deriving the code for DRC. The black polygons are the DRV regions, the other polygons are layout components. The black cross is the grid-base DRV location corresponding to the components.

Question from Planner: Get the reason of DRVs

Output:

Cell IOA1

The DRV at (3, 2, M0): The black polygon is formed between the metals at (3, 2) and (2, 0), showing a diagonal interaction. This highlights a spacing issue between two metals, too close to each other.

Cell AN2

The DRV at (1, 0, M0): The black polygon highlights proximity of the metal at (1, 0) to the left boundary of the cell. This indicates the metal is too close to cell boundary, causing a violation.

Figure 8. The usage and example response of Layout DRV Analysis. This function utilizes a VLM to interpret layout images of input cells, identify their DRVs, and provide detailed grid-based explanations on DRVs.

4.3. Programmer

Programmer is an LLM agent responsible for translating the grid-based design rule conditions, produced by the Planner, into executable DRC code. To understand the generated code performance, we design a tool function, DRC Code Evaluation. The example in Figure 11 shows the generated DRC code.

DRC Code Evaluation. This function inputs the generated code and outputs the performance report of the code. In detail, this function executes our generated code on cell layouts in the dataset and directly compares the code output with the golden DRC reports of the commercial tool. The generated DRC

code must correctly classify layout grids as either DRC-compliant or DRC-violating based on each design rule. The dataset of standard cell layouts used for evaluation is inherently imbalanced, with DRC-violating grids being significantly less than compliant ones. Thus, to evaluate performance, we measure Precision, Recall, and F1 score between the DRVs detected by the commercial tool and our generated code. These metrics are particularly suitable for imbalanced datasets, focusing on the correct identification of the minority class (DRC-violating). Higher values in these metrics indicate better DRC code. Note that we serve F1 score as our primary metric since it offers a comprehensive view of effectiveness by balancing both precision and recall. In this way, we can examine whether our code correctly replicates the results of the commercial tool. Finally, this function produces a performance report for Planner to do reasoning and for Programmer to conduct debugging.

Figure 9 shows the example of this function. In the performance report, we have the average performance and summarize the false negatives and false positives. For each false negatives (positives) DRV location, we first classify it into boundary violation or spacing violation. For each DRV of spacing violation (boundary violation), we compute the x and y distances between two points (the point to the boundary). Finally, we report the DRVs with unique x, y distances because they may come from different design rule conditions. We cannot report all the DRVs due to context length limitation of LLMs and the potential hallucination problem of LLMs triggered by long contexts.

At the end of the report, we provide the goal and the available actions that agents can take. Note that Planner has freedom to call Layout DRV Analysis in the next round of generation to know more about DRVs. For example, Planner could ask about the DRV scenario around specific grid locations according to the report.

Input:

- Generated DRC code: `def drc(layout, max_x, max_y): ...`

Output:

Average performance of our generated code across 207 cell layouts:

Precision: 0.6570, Recall: 0.4894, F1 Score: 0.5540

The false negatives (missed DRV locations):

DRV #1 at (2, 2, M0) in cell SDFQ:

- Distance between DRV points (2, 2) and left boundary: **2 in x**.

DRV #2 at (11, 2, M0) in cell XOR2:

- Distance between DRV points (11, 2) and right boundary: **2 in x**.

DRV #3 at (1, 2, M0) in cell XNR3:

- This DRV comes from the violation relation ((1, 0, M0), (1, 2, M0))

Distance between DRV points (1, 0) and (1, 2): **0 in x and 2 in y**

There is no false positives (incorrectly identified DRV locations)

We need to filter out the false negatives and false positives.

You can choose the following action:

(1) Use the x, y distance between DRVs to modify current DRC condition.

(2) If performance didn't improve compared to previous round, call Layout DRV Analysis by choosing two designs and specify your question in detail.

You can ask what's the observation around detailed locations.

Figure 9. The usage and example response of DRC Code Evaluation. By executing the input generated code on the layout dataset, this function compares the code outputs with golden grid-based DRVs converted from commercial tool reports. Then, it provides a performance report for our two LLM agents.

LLM	Llama3						GPT-4o							
Rules	Standard prompting			DRC-Coder			Standard prompting			DRC-Coder				
	P	R	F	P	R	F	P	R	F	P	R	F	#iteration	Runtime (sec)
M0.S.1	0.841	0.710	0.745	0.795	1.000	0.870	0.789	0.527	0.620	1.000	1.000	1.000	3	325
M0.S.2	0.657	0.489	0.554	0.696	0.817	0.722	0.657	0.489	0.554	1.000	1.000	1.000	2	121
VIA0.S.1	0.646	0.403	0.483	1.000	1.000	1.000	0.659	1.000	0.769	1.000	1.000	1.000	2	133
M1.S.1	0.540	1.000	0.680	1.000	1.000	1.000	0.645	0.402	0.482	1.000	1.000	1.000	3	354
M1.S.2	0.000	0.000	0.000	0.151	0.583	0.234	0.582	0.450	0.490	1.000	1.000	1.000	2	152
VIA1.S.1	0.075	0.725	0.133	0.149	1.000	0.255	1.000	1.000	1.000	1.000	1.000	1.000	1	45
M2.S.1	0.220	1.000	0.356	1.000	1.000	1.000	0.500	0.500	0.500	1.000	1.000	1.000	3	343
Average	0.425	0.618	0.421	0.684	0.914	0.726	0.690	0.624	0.631	1.000	1.000	1.000	2.3	210

Table 1. Performance evaluation of DRC code generation using standard prompting and our DRC-Coder with GPT-4o^[5] and Llama3^[23] across seven design rules. The table presents Precision (P), Recall (R), and F1 score (F) for each method. For our DRC-Coder using GPT-4o, the number of debugging iterations and runtime in seconds are also included.

5. Experimental Results

In this section, we first detail the experiment setup. Then, we present the evaluation results and an ablation study of DRC-Coder. Finally, we introduce a detailed workflow of DRC-Coder.

5.1. Experiment Setup

Development platform

DRC-Coder is developed under Python language based on the multi-agent system development toolkit AutoGen^[11]. Planner and Programmer agents, along with the VLMs embedded in two tool functions, are powered by GPT-4o^[5] using the OpenAI API version 2024-05-13. This means that our DRC-Coder is training-free because we do not perform any finetuning on the LLMs.

Evaluation method

We evaluate DRC-Coder’s capability to develop DRC checker codes for a sub-3nm technology node, specifically for NVCell^{[17][18]}. Our evaluation dataset, generated as described in Section 3, comprises 207 standard cell layouts and covers 7 distinct design rules, as illustrated in Table 1. These rules contain all primary DRV types that could occur and are considered in NVCell’s grid-based routing engine. In addition, they cover metal and via layers from M0 to M2, which include all available routing layers in standard cell layout tools^{[14][15][16]}.

Figure 10 illustrates four selected design rules. Rule M0.S.1 demonstrates spacing for M0 components, while rule M0.S.2 shows horizontal spacing with distinct spacing parameters. VIA0.S.1 shows spacing constraints between VIA0 metals. Rule M2.S.1 represents more complex multi-layer interactions, addressing spacing between VIA1 and M2 components. This rule introduces the concept of M2 enclosure, which is the M2 metal that extends beyond the VIA1 boundaries, as shown by the light purple areas surrounding blue VIA squares in Figure 10. M2 enclosure is essential for ensuring reliable connections and manufacturability in advanced chip designs.

While not illustrated, M1.S.1 and M1.S.2 are similar to M0.S.1 and M0.S.2 respectively, but with different spacing requirements in vertical directions. VIA1.S.1 is analogous to VIA0.S.1 but with distinct spacing parameters. This diverse rule set enables a comprehensive evaluation of DRC-Coder's capability to handle both single-layer spacing rules and complex multi-layer interactions.

To quantify DRC-Coder's performance, we compare the generated code output with the golden DRC reports of the commercial tool and employ three metrics: Precision, Recall, and F1 score as detailed in Section 4.3, where F1 score is our primary metric.









Description	Layout and its DRVs
Rule M0.S.1	
 Space of M0, [PRL > -1], S1A1 > 1 M0.S.1/M0.S.2	
Rule M0.S.2	
 Space of M0 in horizontal direction, S1A2 > 2 M0.S.1/M0.S.2	
Rule VIA0.S.1	
 Space of VIA0, S1 > 1 VIA0.S.1	
Rule M2.S.1	
 Space of M2 to M2_line_end, S1 > 1, [PRL > -1] M2.S.1	 ■ VIA1 ■ M2 enclosure of VIA1

Figure 10. Illustration of selected design rules for DRC-Coder evaluation. (1) Rule Mo.S.1: Spacing between M0 components, considering both vertical and horizontal direction. (2) Rule Mo.S.2: Horizontal spacing between M0 components. (3) Rule VIA0.S.1: Spacing between VIA0 metals. (4) Rule M2.S.1: Interaction between VIA1 and M2 components, considering M2 enclosure of VIA1.

Baselines

We are the first work focusing on DRC coding generation problem and use LLM-Agent-based method to solve it. Thus, the main baseline is set to the standard prompting, which using prompt in Figure 6 to directly generate the code without tool function feedback. DRC-Coder is a multi-agent framework with multi-modal vision capability. We set two variants of DRC-Coder as other baselines for ablation study: (1) single-agent with vision capability: Only use Programmer to directly generate code and (2) multi-agent without vision capability: Keep Planner and Programmer but without Foundry Rule and Layout DRV Analysis.

LLM	GPT-4o					
Design rules	Multi-agent			Single-agent		
	w/o vision capability			w/ vision capability		
	P	R	F	P	R	F
Mo.S.1	0.951	0.657	0.747	0.944	0.965	0.946
Mo.S.2	0.929	1.000	0.956	0.530	1.000	0.661
VIA0.S.1	1.000	1.000	1.000	0.660	1.000	0.769
M1.S.1	0.848	0.880	0.844	1.000	1.000	1.000
M1.S.2	1.000	1.000	1.000	1.000	1.000	1.000
VIA1.S.1	1.000	1.000	1.000	1.000	1.000	1.000
M2.S.1	1.000	1.000	1.000	1.000	1.000	1.000
Average	0.961	0.934	0.935	0.876	0.995	0.911

Table 2. Performance evaluation of DRC code generation using two DRC-Coder variants: multi-agent without vision capability and single-agent with vision capability using GPT-4o. P: Precision, R: Recall, F: F1 score

5.2. Results of DRC-Coder

The evaluation results are shown in Table 1. Our DRC-Coder using GPT-4o^[5], employing a multi-agent architecture with vision capability, achieves perfect scores (1.000) in Precision, Recall, and F1 score for all seven design rules evaluated. This consistent performance across different rule types highlights the robustness of our approach in interpreting and translating complex design rules into accurate DRC code.

In contrast, the standard prompting method shows unsatisfied performance across different design rules with an average F1 of 0.631. While it performs adequately for some rules, e.g., VIA1, it struggles with others, particularly in terms of Recall and F1 scores. This inconsistency shows the limitations of conventional prompting when dealing with the intricate DRC.

In summary, DRC-Coder achieves 37% higher F1 score. In addition, DRC-Coder can complete the coding within an average 2.3 iterations of debugging, taking 210 seconds of runtime. Thus, it can greatly accelerate the DRC coding process, where a designer easily takes weeks to write a correct DRC code.

We further demonstrate the results using an open-sourced LLM Llama3^[23]. Our framework also can achieve improvement with 42.2% compared to the standard prompting. However, it cannot perform as effective as GPT-4o, indicating GPT-4o has a more powerful agent capability in this domain-specific DRC coding problem.

5.3. Abalation Study

The abalation study results are shown in Table 2. This experiment can evaluate the performance contribution of the visual capability and the multi-agent setting in DRC-Coder. Two variants of DRC-Coder demonstrate improved performance over standard prompting (first column in Table 1) with 32.5% and 30.7% higher F1 score, respectively. However, they fall short of the full DRC-Coder (second column in Table 1) in some design rules. These results indicate the importance of visual capability in interpreting certain design rules and the advantage of our multi-agent setting in task decomposition of the DRC coding task.

5.4. Case Study of DRC-Coder Workflow

This section presents a detailed case study of DRC-Coder's workflow for generating and refining DRC code for design rule M0.S.1. Figure 11 provides a step-by-step visualization of this process.

The workflow begins with an initial prompt, which triggers the Planner agent to analyze the design rule using FoundryRuleAnalysis and LayoutDRVAnalysis tool functions (steps 1-2). These analyses provide insights into the rule specifications and potential DRV conditions. Based on this information, Planner summarizes the DRV analysis and generate a plan for writing the DRC code (step 3), including the boundary and spacing DRV checking. Then, Programmer implements the DRC code (step 4) and call the DRCCodeEval tool (step 5) to get the code performance and reveal areas for improvement.

In the next iteration of code generation, Planner develops a plan for refinement (step 6), indicating how to modify the boundary rules and spacing conditions. This guides Programmer to make code adjustments (step 7). This iterative process continues, with each cycle improving the code performance and decrease the false negatives and positives (steps 8-10). Note that in step 8, there is no false negatives for the code. Finally, when the DRCCodeEval indicates the code is correct, Planner send the TERMINATE signal to end the code generation process.

This demonstration shows that Planner can generate effective plans for modifying design rule conditions. Also, Programmer can follow the plan and combine its last generated code to generate an improved one.




Figure 11. Workflow of DRC-Coder generating and refining DRC code for design rule M0.S.1. The process illustrates the iterative collaboration between Planner and Programmer, utilizing various tool calls (FoundryRuleAnalysis, LayoutDRVAnalysis, DRCCodeEval) to progressively improve code performance and eliminate false positives and negatives. Note that pseudo code is used in the image to represent the generated code to reduce the context length.

6. Conclusion

In this work, we introduce DRC-Coder, the first automated DRC code generation framework leveraging a multi-agent system with vision capabilities. Our approach decomposes the DRC coding process into interpretation and programming tasks, utilizing two LLMs and integrating VLMs to effectively process multi-modal information including textual descriptions, visual illustrations, and layout representations. In addition, we develop three specialized tool functions for LLMs: foundry rule analysis, layout DRV analysis, and DRC code evaluation. These functions enable automated reasoning and debugging, significantly robustify the code generation process.

Our evaluation demonstrates that DRC-Coder significantly outperforms standard prompting techniques, achieving perfect F1 scores of 1.000 across all design rules considered in a standard cell layout tool for a sub-3nm technology node. This indicates that the generated DRC checker successfully replicates the report of the commercial tool, providing signoff DRC to the layout tool. Moreover, DRC-Coder drastically reduces the coding time from days of manual effort an average of four minutes per design rule, highly accelerating technology migration and reducing engineering costs. Note that DRC-

Coder can be generalized to generate codes using other programming language, e.g., C++, for more efficient DRC.

Looking ahead, DRC-Coder can be extended to a wide range of DRC-related applications. For example, we can use our image analysis functions and include human interactive feedback in each Planner's response to realize a DRC-explanation chatbot. We also aim to extend our framework to other areas of physical design that require multi-modal reasoning. Finally, as DRC-Coder unlocks LLM's capability for a complex engineering task in EDA, we hope to stimulate future research on developing LLM-agents in this field.

Acknowledgements

This work is supported in part by NVIDIA Corporation and NSF under Grant No. 2106828.

References

1. ^aRadford A, Wu J, Child R, Luan D, Amodei D, Sutskever I, et al. (2019). "Language models are unsupervised multitask learners". *OpenAI blog*. 1 (8): 9.
2. ^aRaffel C, Shazeer N, Roberts A, Lee K, Narang S, Matena M, Zhou Y, Li W, Liu PJ (2020). "Exploring the limits of transfer learning with a unified text-to-text transformer". *The Journal of Machine Learning Research*. 21 (1): 5485–5551.
3. ^aChung HW, et al. (2022). "Scaling instruction-finetuned language models". *arXiv preprint arXiv:2210.11416*.
4. ^aNijkamp E, Hayashi H, Xiong C, Savarese S, Zhou Y (2023). "Codegen2: Lessons for training llms on programming and natural languages". *arXiv preprint arXiv:2305.02309*.
5. ^a, ^b, ^c, ^d, ^e, ^f, ^gOpenAI (2024). GPT-4o. Available from: <https://platform.openai.com/docs/models/gpt-4o>.
6. ^a, ^bZhang J, Huang J, Jin S, Lu S (2024). "Vision-language models for vision tasks: A survey". *IEEE Transactions on Pattern Analysis and Machine Intelligence*. (2024).
7. ^a, ^bAbdin M, et al. (2024). "Phi-3 technical report: A highly capable language model locally on your phone". *arXiv preprint arXiv:2404.14219*. Available from: <https://arxiv.org/abs/2404.14219>.
8. ^a, ^bWang L, Ma C, Feng X, Zhang Z, Yang H, Zhang J, Chen Z, Tang J, Chen X, Lin Y, et al. (2024). "A survey on large language model based autonomous agents". *Frontiers of Computer Science*. 18 (6): 1–26.

9. ^a Yao S, Zhao J, Yu D, Du N, Shafran I, Narasimhan K, Cao Y (2022). "React: Synergizing reasoning and acting in language models". *arXiv preprint arXiv:2210.03629*.
10. ^a LangChain-AI (2024). LangChain. Available from: <https://github.com/langchain-ai/langchain>.
11. ^a, ^b, ^c Wu Q, Bansal G, Zhang J, Wu Y, Zhang S, Zhu E, Li B, Jiang L, Zhang X, Wang C (2023). "Autogen: Enabling next-gen llm applications via multi-agent conversation framework". *arXiv preprint arXiv:2308.08155* (2023).
12. [^] Yang J, Jimenez CE, Wettig A, Lieret K, Yao S, Narasimhan K, Press O (2024). "Swe-agent: Agent-computer interfaces enable automated software engineering". *arXiv preprint arXiv:2405.15793* (2024).
13. [^] Zhu B, Zhang X, Lin Y, Yu B, Wong M (2023). "DRC-SG 2.0: Efficient Design Rule Checking Script Generation via Key Information Extraction". *ACM Transactions on Design Automation of Electronic Systems*. 28 (5): 1–18.
14. ^a, ^b Li YL, Lin ST, Nishizawa S, Su HY, Fong MJ, Chen O, Onodera H (2019). "NCTUcell: A DDA-aware cell library generator for FinFET structure with implicitly adjustable grid map". In: *Proceedings of the 56th Annual Design Automation Conference 2019*. pp. 1–6.
15. ^a, ^b Van Cleeff P, Hougardy S, Silvanus J, Werner T (2019). "Bonncell: Automatic cell layout in the 7-nm era". *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. 39 (10): 2872–2885.
16. ^a, ^b Lee D, Park D, Ho CT, Kang I, Kim H, Gao S, Lin B, Cheng CK (2020). "SP&R: SMT-based simultaneous Place-and-Route for standard cell synthesis of advanced nodes". *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. 40 (10): 2142–2155.
17. ^a, ^b, ^c, ^d Ren H, Fojtik M (2021). "NVCell: Standard cell layout in advanced technology nodes with reinforcement learning". In: *2021 58th ACM/IEEE Design Automation Conference (DAC)*. IEEE. pp. 1291–1294.
18. ^a, ^b Ho CT, Ho A, Fojtik M, Kim M, Wei S, Li Y, Khailany B, Ren H (2023). "NVCell 2: Routability-driven standard cell layout in advanced nodes with lattice graph routability model". In: *Proceedings of the 2023 International Symposium on Physical Design*. pp. 44–52.
19. [^] Yao S, Chen H, Yang J, Narasimhan K (2022). "Webshop: Towards scalable real-world web interaction with grounded language agents". *Advances in Neural Information Processing Systems*. 35: 20744–20757.
20. [^] Chen B, Zhang F, Nguyen A, Zan D, Lin Z, Lou JG, Chen W (2022). "Codet: Code generation with generated tests". *arXiv preprint arXiv:2207.10397*.

21. ^aHo CT, Ren H (2024). "Large Language Model for Standard Cell Layout Design Optimization". In: *Proceedings of IEEE International Workshop on LLM-Aided Design*.
22. ^aHo CT, Ren H, Khailany B (2024). "VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool". *arXiv preprint arXiv:2408.08927*.
23. ^{a, b}Dubey A, Jauhri A, Pandey A, Kadian A, Al-Dahle A, Letman A, Mathur A, Schelten A, Yang A, Fan A, et al. (2024). "The llama 3 herd of models". *arXiv preprint arXiv:2407.21783* (2024).

Declarations

Funding: This work is supported in part by NVIDIA Corporation and NSF under Grant No. 2106828.

Potential competing interests: No potential competing interests to declare.