

Peer Review

Review of: "WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes"

Andrzej Pułka¹

1. Head of the Department of Electronics, Electrical Engineering and Microelectronics, Faculty of Automatic Control, Electronics and Computer Science, Silesian University of Technology, Gliwice, Poland

This software is a highly compelling educational instrument, particularly effective in facilitating comprehension of pipelined processing and the presentation of phenomena observable in RISC-type processors. The author's evident care and attention to detail in implementation are readily apparent.

This tool is very carefully implemented with great attention to detail. The refined graphical environment allows you to interactively follow the behavior of the various elements of the pipeline as you work. The student can observe both data flow and control signals. Compared to other such tools, WebRISC-V gives a much more accurate picture of the operation of a pipeline processor and allows even novice students to understand the mechanisms present in pipeline processing. I don't know what the "Qeios.com" standards are for the volume of the contribution, but in my opinion, Fig. 1 should be described a little more thoroughly, and an example should be added to illustrate the mechanisms described.

The quality of the work is regarded as being of a high standard.

Declarations

Potential competing interests: No potential competing interests to declare.